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Abstract
Low-temperature polysilicon (LTPS) has emerged as a dominant technology for high
performance thin-film transistors (TFTs) used in mobile liquid crystal display (LCD) and organic
light emitting diode (OLED) display products. As users demand higher quality in flat panel
displays with a larger viewing area and finer resolution, the improvement in carrier mobility of
LTPS compared to that of hydrogenated amorphous silicon (a-Si:H) makes it an excellent
candidate as a channel material for TFT. Advantages include improvements in switching speed
and the ability to incorporate peripheral scan and data driver circuitry onto a low cost display
substrate.
Solid-phase crystallization (SPC) is a useful technique to realize polysilicon films due to
its simplicity and low cost compared to excimer-laser annealing (ELA), which has many
challenges in back-plane manufacturing on large glass panels. Metal induced crystallization
(MIC) results in polycrystalline silicon films with grain size as large as tens of microns. Flashlamp annealing (FLA) is a new and novel method to crystallize a-Si films at high temperature
without distortion of the glass substrate by performing an annealing within millisecond range.
This work investigates SPC, MIC and FLA techniques to realize LTPS films. In addition, TFTs
were designed and fabricated to characterize the device quality of the semiconductor layer, and
to compare the performance of different structural arrangements.
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CHAPTER 1
Introduction
1.1 Background
Complementary metal oxide semiconductor (CMOS) technology has been a dominate
technology for one half of a century for constructing integrated circuits. In fact, what might be
unrealized is that TFTs have a history almost as long as that of MOS filed-effect transistors
(MOSFETs). Paul K. Weimer proposed the first TFTs back in 1962 [1]. Fig. 1 illustrates basic
structure of the first TFT.

Fig. 1 Cross-sectional and plan view of the first TFT reported by Weimer [1]
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The primary application of TFTs involves active matrix addressed flat panel display
(FPD) where a display is composed of a grid of picture elements (pixels) with millions of which
create an image. TFTs serve as a switch to turn on or off each pixel. Fig.2 shows a SEM picture
of part of an hydrogenated amorphous silicon (a-Si:H) TFT matrix, and Fig. 3 shows a cross
section of a single pixel [2]. The TFTs switch according to the addressing frequency which must
consider how fast a cell-capacitor can be accessed and charged, and then how quickly the process
can be repeated by the next cell [3]. Thus, the TFT performance has a large impact on display
operation.

Fig. 2 Planar view of TFT matrix. Pixel size is 200×200 µm, TFT channel is 20×30 µm. [2]

Fig. 3 Cross-section of a picture element (pixel) [2]
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In a liquid-crystal display (LCD), back light must go through the substrate materials to
reach the viewer for image creation. Thus opaque silicon wafers are obviously not suitable for
LCD applications. Glass is the most commonly used substrate material for FPD because it is
highly transparent in visible light, compatible with a majority of conventional semiconductor
processes, and is relatively low cost in contrast to single crystal silicon. Fig. 4 illustrates the
sandwich structure of LCD. Two layers of glass, which are transparent, act as color filter and
substrate of TFTs. The voltage applied on TFTs controls the amount the liquid crystal will twist,
and thus allows varying levels of light to pass through, resulting in different levels of gray [4].

Fig. 4 Operation principle of a LCD pixel (source: German Flat Panel Display Forum)

Currently, the development of channel materials has been extensively investigated. In
order to be compatible with glass substrates (a fragile material that has a low temperature
tolerance), an ideal channel material for TFTs must have certain properties such as low
temperature processing, and high carrier mobility. Numerous semiconductor materials have been
studied for TFTs including compound semiconductor materials and silicon-based thin films.
Among these, silicon- based thin films have realized practical applications so far. The a-Si:H
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TFTs have dominated the FPD industry for decades due to advantages in low cost manufacturing,
good uniformity on large area substrates, and appropriate optical properties [5]. The desire to
pursue new generations of faster, higher resolution FPDs has triggered the emergence of
polysilicon, specifically LTPS for increased integration of electronics on glass.
1.2 Motivation and Objectives
This thesis project is motivated by the thrust to realize high quality LTPS films for large
panel displays in active-matrix LCD or OLED using a process scalable to large panel
manufacturing up to generation 10 or 12 (glass size). The goal of the study is to investigate
solid-phase crystallization techniques and understand the importance of process input factors on
material properties and electrical TFT performance. Major objectives of this thesis project
include:
a) Establish implant and annealing processes for low-resistance p+ & n+ source/drain
regions using furnace annealing SPC.
b) Use furnace annealing and rapid-thermal annealing (RTA) to perform experiments
investigating SPC TFTs
c) Investigate metal-induced crystallization (MIC) and flash-lamp annealing (FLA) for
crystallization of a-Si on glass substrates.
d) Investigate integration strategies for improved gate control and lower interface trap
density to realize improved device performance.
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CHAPTER 2
Channel Materials for Thin Film Transistors
2.1 Introduction
TFT channel materials for display should satisfy several requirements. First, materials
themselves are supposed to have low defect densities in the bulk area and also a low intrinsic
conductivity. In addition to that, an ideal channel material should form a neat and durable
interface with gate dielectric, resulting in a low level of fixed charge or interface traps [6].
Furthermore, materials preparation should be simple and compatible with the glass substrate,
limited to relative low temperatures compared to conventional silicon processes. Additionally, a
desirable film has to be deposited in a way with good uniformity across large area for FPD
manufacture considerations [2,3]. In this section, two types of common materials will be mainly
discussed including amorphous silicon and polysilicon.
2.2 Hydrogenated amorphous silicon thin film transistors
In the past several decades, extensive studies of a-Si:H films have been carried out for a
variety of technological applications, especially in field of FPD. Even now, a-Si:H TFTs are still
dominating the display industry due to unique properties like low cost, good uniformity across
large area substrates, and excellent off-state (low leakage). Through those investigations, it turns
out that a-Si:H properties depend strongly on the preparation conditions. Most of the techniques
for preparation of a-Si:H belongs to chemical vapor deposition (CVD), including conventional
low pressure CVD (LPCVD), and plasma enhanced CVD (PECVD) with a precursor gas such as
silane (SiH4).

-5-

LPCVD for a-Si deposition occurs under thermal activation at a moderate temperature of
around 500~580 °C. LPCVD films usually contain hydrogen concentration <0.1 % [7]. However,
the deposition rate is fairly low which impacts the throughput of mass production, and the
relative high temperature prohibits the practical use of this method for a-Si deposition. The ideal
technique for a-Si deposition is PECVD in which free electrons in plasma can gain sufficient
kinetic energy to activate processes of excitation, ionization and dissociation, greatly reducing
the process temperature. What makes PECVD more attractive for producing a-Si based materials
is the first demonstration of the ability to dope amorphous silicon in a glow discharge by Chittick
in 1969 [8], after which this technique has been intensively studied.
Hydrogen content plays a critical role in the viability of amorphous silicon films.
Theoretically, a-Si contains numerous unsaturated dangling bonds (DBs) which trigger the
electronic states generated inside the band gap, therefore, resulting in a deterioration of materials
properties. Hydrogen serves as the passivation of DBs to restore a clean energy gap and maintain
semiconducting properties [9]. The a-Si:H achieved by PECVD normally contains a hydrogen
content > 10%. Low hydrogen content may not be able to passivate all the DBs. On the contrary,
high content of hydrogen may lead to the formation of void-rich material once films experience
thermal processes [10].
Typical TFTs have two basic configurations; coplanar structure and staggered structure,
as seen in Fig. 5 [6]. Another way to classify the configuration of TFTs is determined by the
location of gate electrode. Top-gate structures have the gate materials directly on the top
dielectric, whereas bottom-gate structures place the metal on the substrate beneath the
semiconductor. Fig.5 also shows the structures of top-gate and bottom-gate devices. The benefit
of top-gate structure lies in the fact that it is easy to incorporate self-aligned processes in which
-6-

the top gate could serve as a hard mask. Actually in industry, because of advantages in device
uniformity the bottom-gate staggered structure (Fig. 5d) is usually implemented. TFTs with
these structures can be simply fabricated using two to three masking levels.

a

c

b

d

Fig. 5 Coplanar (a) (c) and staggered (b) (d) structure of a-Si TFTs; Top-gate (a) (b) and bottom-gate (c) (d) [6]

The a-Si:H fabrication processes for typical inverted staggered bottom gate device are
fairly simple, and thus display companies can have a low cost of ownership with high throughput
for mass production using a-Si:H TFTs for LCD or OLED. Fig. 6 shows a cross section of a
typical bottom-gate TFT reported by J.L. Lin [11]. Normally, a thick metal layer is sputtered or
evaporated first as the bottom-gate electrode on glass substrate, followed by patterning and
etching to define the gate electrode. Then a gate dielectric such as silicon dioxide or silicon
nitride is deposited by CVD process. A densification anneal sometimes may be performed at a
low temperature in forming gas ambient to get rid of bulk charge in the insulator [11]. Next will
be the formation of a thin contact layer of in-situ doped n+ a-Si:H on top of a thicker intrinsic
a-Si:H layer, both deposited by PECVD. A second layer of metal is deposited, patterned and
etched to form source/drain electrodes, which is followed by a channel stopper etch to remove
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the n+ a-Si:H layer above the intrinsic channel region. Finally in order to form a good ohmic
contact, a sinter step is performed as the last step before electrical testing.

Fig. 6 Cross section view of an a-Si:H TFT [11]

Extensive efforts have been aimed at improving the device performance of a-Si:H TFTs
by techniques such as manipulating deposition condition for a-Si films [12], introducing thermal
annealing to improve the gate dielectric and interface quality [11], or utilizing a high-k dielectric
and varying deposition conditions to suppress the interface charge level [13,14]. A typical
transfer characteristic (Idrain vs. Vgate) of an a-Si:H TFT is illustrated in Fig. 7. The range of
mobility in a-Si TFTs reported in the literature falls between 0.5~1.5 cm2/V·sec. Although this
number is significantly smaller than that of crystal silicon, it is still high enough for backplane
switching to obtain good display performance comparable to cathode ray tube (CRT) displays
[15]. However, the demand for increased pixel density for higher resolution is pushing the limits
of the inferior field-effect mobility that a-Si:H TFTs offers. The FPD industry is pursuing
materials that offer higher performance while maintaining low production cost.
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Fig. 7 Current-voltage characteristics of a typical a-Si:H TFT [15]

2.3 Low Temperature Polysilicon Technology
Polysilicon TFTs have been attracting a great deal of attention for use as pixel switching
devices and driving elements for AMLCD and AMOLED in the substitution of a-Si:H TFTs,
with its benefit in higher carrier mobility and compatibility with conventional Si process
technology. However for FPD, the use of polysilicon TFTs requires a process that provides a
high quality semiconductor film within the temperature constraints presented by glass substrates.
Many low temperature approaches have been explored.
To begin with, an early method of realizing polysilicon was to deposit a silicon layer on
quartz and heat it up ~1000°C, resulting in a uniform film on the substrate. The major drawback
of this methodology was the high cost and complex processes for the fabrication of large quartz
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substrate. Due to this reason, this high temperature polysilicon (HTPS) did not prevail. However,
HTPS does have its advantages in film uniformity, low defect density and higher carrier mobility.
For cost reduction, it is desirable to achieve high quality polysilicon film on cheaper substrate,
like glass or plastic. As laser processes were invented to replace the high temperature annealing,
low temperature polysilicon (LTPS) with comparable carrier mobility as that of HTPS was
enabled. In addition, LTPS has added benefit of being compatible with either glass or plastic
substrates [3].
The methods of formation of polysilicon films can be divided into two groups involving
either direct deposition of polycrystalline material, or crystallization of an a-Si precursor layer.
Polysilicon film can be deposited by LPCVD at temperature T > 580°C. The resulting films have
a quite uniform film thickness and low defect density. However, a major issue of deposited films
by LPCVD is the low deposition rate which has a huge impact on production throughput. In
contrast, crystallization of a-Si has a practical significance in the formation of polysilicon film.
Crystallization of a-Si can be done using liquid-phase or solid-phase techniques. Liquid-phase
involves melting the a-Si, followed by the formation of a polycrystalline layer as the material
cools and solidifies. Excimer laser annealing (ELA) is a common liquid-phase crystallization
method with demonstrated benefits of high electron mobility and cleaner films. Nevertheless, the
high cost of equipment and its limited scaling capability has prohibited it from being used in
large panel display manufacturing. Solid-phase crystallization (SPC) is another way to realize
polysilicon film with many advantages including simple handing, low cost, good reproducibility
and large panel compatibility.

Material properties of SPC LTPS films and transistor

performance will be discussed in the upcoming chapters.

- 10 -

CHAPTER 3
Techniques Used for LTPS Thin Film Transistors
3.1 Solid Phase Crystallization and Rapid Thermal Annealing
3.1.1 Introduction
Solid phase crystallization of a-Si is a convenient and practical way of realizing
polysilicon films for TFTs on glass substrates. The transformation is usually carried out through
a simple furnace annealing of a-Si films at a temperature around 600°C.

Rapid thermal

annealing (RTA) can also be utilized for crystallization to occur within a shorter time period at
higher temperature.
3.1.2 Dynamics of films growth
Crystallization from amorphous phase to polycrystalline phase proceeds mainly through
two processes; nucleation and grain growth. Amorphous silicon, which is considered to be a
meta-stable phase, lacks long range order of Si atoms [16]. When a-Si experiences a thermal
process rapidly, it will undergo a fist-order transformation during certain period of time called
incubation. The incubation time varies from hours to tens of hours in conventional furnace
annealing, strongly depending on the annealing condition (temperature) and the deposition of the
original a-Si precursor. Within that period of time, small clusters will be formed randomly across
the amorphous matrix. According to classical theory, there exists a critical cluster size due to an
energy barrier (the free energy of the critical nucleus) that must be overcome for nucleation to
initiate. Exceeding the critical nucleus, a cluster can survive and continue grow to become a
nuclei. However, when the cluster size is smaller than the critical size which happens in most of
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the clusters, they will shrink and disappear. Likewise, nucleation occurs through the evolution of
these survival clusters that begin to grow in size. After these stable nuclei have been formed,
grain growth process will dominate for the rest of time during which grains will grow bigger and
bigger until outward grain boundaries of adjacent grains impinge each other. The crystallization
process ends when all of the amorphous material has been fully transformed into polysilicon.
Hence, the transformation kinetics of solid phase crystallization from amorphous silicon to
polysilicon can be interpreted in terms of nucleation and grain growth.
For decades, theoretical models of phase transformation from a-Si to polysilicon have
been investigated by research groups [17,18]. An analytical model published by R.B. Iverson
and R. Reif in 1987 described the re-crystallization behavior of polysilicon amorphized by
implantation [19]. Two-dimensional models were usually assumed in papers since grain size is
always larger than film thickness in most of the cases. Nucleation and grain growth is analyzed
using steady state nucleation rate and growth rate.
A steady state nucleation rate rns can be usually expressed as

(

)

Where ΔG1 is the energy barrier from amorphous phase to crystalline; ΔG* denotes the free
energy of forming a nucleus.
Grain growth rate is expressed as

(
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)

(

)

where ν is the vibrational frequency of an atom jumping from amorphous (a-) to crystalline (c-)
phase; P is the probability of one atom jumping between the interface of amorphous and
crystalline; f is the filling fraction of atoms at the interface; n is the atomic density at the
interface; ΔGac is the free energy difference between amorphous and crystalline phase. Fig. 8
shows the free energy diagram of both amorphous and crystalline phase. In the diagram, γ
represents the flux of atoms exchanging between these two phases at the a-c interface; from
a-to-c (+) and c-to-a (-). Experiments have been done in which extracted activation energies
from Arrhenius plot characteristics have provided empirical values for ΔG1 and ΔGac [18,19].

Fig.8 Free energy of amorphous and crystalline states [18]

3.1.3 Defects in SPC films
The electrical performance of polysilicon TFTs is strongly influenced by the
microstructure of polysilicon films. Increased leakage current in polysilicon TFTs is attributed to
a large number of defects, in comparison to a-Si TFTs with the benefit of hydrogen passivation.
Defects in SPC polysilicon mainly result from dangling bonds, strained bonds and impurities;
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most of which congregate in grain boundaries. Other defects also exist such as intra-grain defects,
typically microtwin and dislocations that are generated during the heterogeneous nucleation and
twin-assisted grain growth regime [20]. Grain boundaries that have numerous dangling bonds
and stained bonds, together with intra-grain defects can act as potential barriers and scattering
sites in the channel. These barriers and scattering sites dramatically reduce the carrier mobility.
Likewise, they can also serve as mid-gap states and band-tail states which promote leakage
current. Therefore, all these defects mentioned above contribute to the overall degradation in
electronic properties of polysilicon TFTs.
One effective way to minimize grain boundaries effect is to enlarge the size of each grain
that reduces total areas of the grain boundaries in thin films. At the same time, the channel region
of TFTs will have a minimal number of grains which is close to the case of crystal silicon. To
make this a reality is the goal of many researchers pursuing LTPS technology. As for intra-grain
defects, some research groups attempt to minimize defect densities by manipulation of the
Si/SiO2 interface which is believed to be the preferred site for SPC nucleation [21]. In 1994, Y.
Morimoto demonstrated the formation of a defect-free crystalline silicon film by performing
lateral solid-phase epitaxy of a-Si with removal of the underlying oxide layer before annealing
[22]. He also illustrated the suppression of intra-grain defect density by implementing an oxygen
thinning process after SPC, which resulted in a reduction in dislocation density. Inspired by
Morimoto, X.Z. Bo in Princeton investigated a suspended cantilever structure in the formation of
polysilicon film by SPC without underlying silicon dioxide and resulted in a significant
reduction of intra-grain defects, confirmed by transmission electron microscopy (TEM) and
Raman spectroscopy [21].
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3.1.4 SPC TFT performance
A conventional top-gate SPC TFT fabrication starts with a-Si:H film deposition on glass
substrate by PECVD process, similar to a-Si:H TFTs. In contrast to a-Si:H TFTs which require
hydrogen passivation to remove the dangling bonds in films, the precursor of polysilicon usually
experiences a dehydrogenation anneal before SPC. This avoids inhibition of the SPC process by
hydrogen, as well as agglomeration of hydrogen causing voids. The dehydrogenation anneal is
usually performed around 450°C for a couple of hours. The SPC process is then conducted in a
furnace at a temperature range from 580°C to 650°C, for a time period ranging from a couple of
hours to tens of hours depending on the temperature. Subsequent processes are insulator
deposition, gate definition and source/drain formation by implantation. Another anneal usually
follows at similar temperature range for dopant activation and damage repair caused by ion
implantation. The TFT fabrication is completed by contact formation, metallization and sinter
processes. Fig. 9 shows electrical transfer characteristics of a typical SPC PMOS TFT [23]. High
threshold voltage (VT), large sub-threshold swing (SS) and kink effect are observed in these
curves that represent conventional SPC TFT performance.
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(a)

(b)
Fig.9 I-V characteristics of a SPC polysilicon PMOS TFT. (a) Drain current (Id) vs gate voltage
(Vg) curves at various drain voltage (Vd); (b) Id vs Vds family of curves [23]

In order to improve the TFT electrical performance of conventional SPC, a two-step
process that incorporates a rapid thermal annealing (RTA) was developed to keep a low thermal
budget. In this way, it helps to achieve a larger polysilicon film grain size than that done with
conventional furnace annealing [24] [25]. The incorporation of RTA enables the nucleation to
start at a higher temperature for very short time for the purpose of minimizing the total numbers
of nuclei. Then, the nuclei begin to grow at a lower temperature (suppression of further
nucleation) in a furnace, ultimately resulting in a bigger grain size. The major fabrication
difference between RTA & furnace SPC and furnace-only SPC is the inserted RTA step right
before furnace annealing.
Rapid thermal processing is usually performed in a closed RTA system that mainly
consists of heat source, usually a number of tungsten halogen lamps, and a controlled inert
ambient, typically nitrogen/argon environment. The heating rate of a typical RTA system is ~
100°C per second. TFTs with polysilicon prepared by this combination method have
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demonstrated improved electrical performance in terms of lower VT, smaller SS and higher field
effect mobility than those prepared by only conventional furnace annealing. Fig. 10 shows
NMOS TFT transfer characteristics with improved performance by using combination of RTA
with furnace annealing [25]. It also demonstrates that hydrogen passivation following SPC using
electron cyclotron resonance (ECR) plasma process at 250°C can improve the electrical
properties dramatically.

Fig.10 Id-Vg curves of polysilicon NMOS TFTs showing the influence of RTA and ECR hydrogenation [25]
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3.2 Metal Induced Crystallization
3.2.1 Introduction
For AMLCD or AMOLED industrial applications, it is necessary to grow high quality
polysilicon films at low temperature, adhering to the thermal limitations of glass substrates. At
the same time, it is also desirable to fabricate films with high throughput. The main disadvantage
of SPC by conventional furnace annealing is the required crystallization time which can be
several hours and presents a production throughput challenge. An improvement in the SPC
polysilicon grain size and a reduction in process time during the phase transformation can be
obtained by employing SPC process in the presence of a metal catalyst called metal induced
crystallization (MIC).
In 1992, Speapen proposed two different mechanisms in metal induced crystallization of
silicon among various kinds of metal catalysts [26]. Certain metals form eutectic mixes with
silicon (e.g. Al, Au, Ag) where the covalent bonds in a-Si become weakened at the interface with
a metal layer. This creates free Si atoms from the interface region that are highly mobile and
diffuse, thus serving as an agent for initiation of crystallization of a-Si at low temperatures [26].
Other metals, such as Pt, Co, and in particular Ni, can form a silicide with Si by thermal
annealing, and then act as nucleate sites. Migration of metal silicide through disordered a-Si, at
moderate temperature, leaves behind a trail of needle like crystallites in its wake.
3.2.2 Nickel Induced Crystallization
Ni-silicide mediated crystallization has been widely investigated for decades. The NiSi2
silicide can be formed at a temperature as low as 350°C, which is much lower than SPC
temperature. After a Ni film is deposited on a-Si and annealed, reaction product keeps changing
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following sequences from Ni2Si to NiSi, to finally NiSi2. It is believed that the similar atomic
arrangement of NiSi2 and c-Si with lattice constants of 5.406 Å and 5.430 Å, respectively,
facilitates the diffusion of Si and subsequent covalent bonds breaking and rearrangement of a-Si
to an ordered structure. Fig.11 illustrates the lattice structures of NiSi2 and Si [27].

Fig.11 Crystalline structure of (a) NiSi2 and (b) Silicon [27]

In the initial stage of NiSi2 induced crystallization, it is believed that nucleation occurs
randomly at {111} faces of NiSi2 for the reason that {111} surfaces have the lowest surface
energy compared to that of any other orientation. As NiSi2 migrates, it leaves a trail of
polysilicon in its wake, with the presence of a Ni rich region at the leading edge of needlelike
crystallites. In Fig.12, one can observe the interesting behavior described above with NiSi2
leading a wave of crystallization. As the crystallization time elapses, crystallites continue to
grow and eventually meet with crystallites stemming from other NiSi2 particles.
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Fig.12 Migration of NiSi2 leads to the formation of c-Si. The arrow points to the NiSi2 dot [27]

Although there are certain advantages of using MIC instead of furnace SPC to realize
LTPS, drawbacks still exist in MIC method. Among them, metal contamination has always been
a critical concern for its potential degradation of TFT off-state performance. Researchers have
found a novel way of crystallizing a-Si called metal induced lateral crystallization (MILC),
aimed at minimizing the metal concentration in the TFT channel region and improving the
device performance. The first polysilicon TFT formed by MILC was made with Ni as the metal
catalyst and reported in 1996 [28]. As shown in Fig.13, Ni was deposited everywhere except the
TFT channel region where the gate block the metal. A complete vertical crystallization on the
source/drain region was done after a short period of time, and then crystallization began to
propagate into the lateral direction resulting in larger grain size with low metal concentration in
the channel region. It was also demonstrated that these channel Si crystallites contain less
amounts of defects in comparison with that realized by furnace SPC films.
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Fig.13 MILC crystallization diagram in a TFT structure [28]

3.2.3 MIC TFT performance
TFTs fabricated by MILC usually exhibit improved electrical performance than that by
conventional SPC. C.W. Chang reported a high performance nanowire TFT with MILC
polysilicon channel [29]. Fig.14 shows a comparison of transfer characteristics of nano-wire
TFTs fabricated using MILC and SPC. Both the on-state (current drive) and subthreshold
characteristics of the MILC TFTs are significantly better than that of SPC TFTs. Gate induced
drain leakage (GIDL) current is also suppressed by one order of magnitude by using MILC
method. It is believed that improved device performance can be attributed to the fact that growth
of grains in MILC is parallel to the current flow direction which subdues the negative effect of
grain boundaries. In contrast, SPC polysilicon films have randomly oriented grain boundaries
resulting in higher defect densities which results in lower carrier mobility and increase leakage
current.
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Fig.14 Transfer characteristic comparison of nanowire TFT with MILC and with SPC [29]
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3.3 Flash Lamp Annealing
3.3.1 Introduction
Flash-lamp annealing (FLA) is a new promising way of producing high quality
polysilicon films with less thermal impact on a glass substrate. FLA can be done in millisecond
(ms) time scale, filling the gap between RTA and excimer laser annealing (ELA). Major
advantage of FLA is the high throughput by using a large high-intensity xenon light source with
suitable pulse duration. Conventional RTA has an annealing time in seconds time scale that may
have a significant thermal impact on a glass substrate. On the other hand, ELA with pulse
duration on the order of tens of nanoseconds has a very small coverage area due to the laser
beam width, limiting the backplane size and resulting in low production throughput.
3.3.2 Excimer Laser Anneal
Laser crystallization of a-Si is currently the best technique to achieve high mobility LTPS
TFTs on an inexpensive glass substrate. The most widely used laser sources are either KrF with
wavelength of 248 nm, or XeCl with wavelength of 308 nm. These are all pulsed mode lasers
with pulse duration in the range of 10-50 ns. The energy output of typical excimer laser is in the
range of 0.6-2 J [30]-[32].
ELC of a-Si films can be classified into three categories which occur at low, medium and
high laser fluence separately. When the incident laser fluence is sufficient enough to induce the
melting of the Si film on the surface, with continuous Si layer remaining underneath, partial
melting regime occurs at this low laser fluence. This regime can be characterized by explosive
crystallization; starts with an initial melt of the amorphous phase that creates a super-cooled
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liquid relative to the crystalline phase. The solidification of silicon liquid releases latent heat
which melts the adjacent amorphous phase, and triggers the crystallization process over again
[32]. High laser fluence regime relates to the situation when the energy of the irradiant is high
enough to completely melt the entire a-Si layer. In this case, abundant nucleation takes place in
the melted Si liquid due to a deep under-cooling condition, which implies a liquid existing at a
temperature lower than its melting point. Numerous small nucleates generated initially result in
a smaller grain sizes in this regime. Another regime has been proved to exist which lies in
between the two regimes described, which occurs at moderate laser fluence. Although it has a
very narrow process window, it provides superior film quality among the three. The
crystallization mechanism involves the creation of near-complete-melting Si films, where
discrete small islands of survival Si are surrounded by completely melted Si. In this case, the
solid phase silicon islands provide the crystallization seeds from which the lateral-growth can
propagate. Large grain polysilicon has been achieved using ELA [32], with small format display
backplanes in production. However it is difficult to control the process due to small variations in
the laser fluence leading to either the partial or complete melting regimes.
The principle advantage of ELA over SPC is that the liquid to solid phase transition
results in polysilicon growth with low probability of generating intra-grain defects, such as
dislocation and micro-twins, resulting in superior device characteristics. However, there are also
significant challenges in the ELA process. Material uniformity is challenging due to pulse to
pulse variation and exposure scanning control which must avoid significant crossover with
adjacent crystallized regions during annealing. There can also be issues with surface roughness
if hydrogen escapes from the film during crystallization. Finally the high cost of equipment and
low production throughput presents manufacturing limitations. Due to these issues, it isn’t clear
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that ELA will be used for large panel display products. However other techniques have been
investigated over the past few years that may provide a solution, including use of a glow
discharge from a xenon flash-lamp.
3.3.3 FLA system
The FLA technique involves crystallization of thin-film a-Si using a Xenon flash lamp
system, as shown in Fig.15. The FLA system consists of an array of xenon gas-filled discharging
lamps, a reflector on top and substrate holder on bottom with a scanning system incorporated.
During the process, samples are mounted on the holder and exposed to the flash beam emitted
from the lamp directly and simultaneously reflected through the reflector indirectly.

Fig.15 Schematic diagram of a Xenon flash lamp system [33]

The utilization of a reflector is necessary for intensity output and maintaining good
process uniformity. Since power consumption during flash lamp exposure is fairly high in
general, it plays a significant role of minimizing energy loss that does not contribute to the
annealing process. Three types of reflectors are commonly used including hyperbolic, parabolic
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and elliptic. The goal of the reflector design is to provide a spatially uniform “top-hat” intensity
profile as well as to minimize the radiation loss during the process.
The electric power for the lamp is supplied by discharging from a capacitor-inductor
system. The light output energy density (J/cm2) of the xenon lamp is almost proportional to the
input energy, as showed in Fig.16 (a). The light input energy W (J/flash) can be calculated by

where Cm and Vm are the main discharge capacitor and voltage, respectively [33]. Therefore, by
adjusting the discharge voltage (power supply voltage), the light energy density distributed on
the samples is controlled. The typical output xenon light exhibits a broad spectrum with an
intensity maximum at 400 to 500 nm wavelength, most of which can be absorbed by thick a-Si as
seen in Fig.16 (b).

(a)

(b)

Fig.16 (a) Dependence of output light energy density on the lamp input energy, (b) xenon flash
lamp spectrum and absorption coefficient of a-Si [33]
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3.3.4 Analytical model
The heating rate during the FLA process is in the order of 1-10 kW/cm2 in general, which
is much higher than the convective and radiant heat losses on the order of 1-10 W/cm2 [34].
Therefore, the total losses can be ignored in comparison to the conduction heat transfer. The
thermal model for heat flow during the FLA can be estimated by enthalpy equation:

(

)

where ρ, K are density and thermal conductivity of film layer, respectively; Q denotes the
absorption of the energy from flash lamp; h is the enthalpy and be expressed as

Cp represents the heat capacity. Due to physical parameters such as K, Cp being temperature and
time dependent, an analytical solution to Eq. (4) is not available; finite element analysis must be
used for a numerical solution.
The Q term in the Eq. (4), which represents the heat absorption of the film from the flash-lamp,
is dictated by a combination of spatial distribution of output light and the optical properties of
film, given by

where P denotes the radiation power per unit area and can be expressed as
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where ε0 and c are the permittivity and wave speed, respectively; E and B represent the electrical
and magnetic fields based on the following assumptions: (1) one dimensional radiant heating; (2)
planar electromagnetic waves are normally-incident on the samples [35].
3.3.5 Polysilicon TFTs fabricated by FLA
Despite a number of investigations on the FLA technique to form high quality polysilicon
film, very few researchers have reported high performance TFTs fabricated by FLA thus far. In
2010, Prof. Jin Jiang’s group at Kyung Hee University in Seoul, South Korea, published
successful fabrication of TFTs using the FLA technique [36]. They used a 50 nm a-Si thin film
as the channel layer, deposited by PECVD on a 150 nm SiO2 buffer layer on glass. Then, the
precursor PECVD a-Si film experienced a dehydrogenation anneal at 550 °C in an N2 ambient.
In their experiments, two 100 µs pulses were used to provide an output energy of 5.2 J/cm2 each
to the a-Si material. The substrate temperature was kept at 450 °C during the flash lamp
irradiation. Normal fabrication processes were followed after FLA, including the gate dielectric
deposition (100 nm SiO2), gate electrode definition, source/drain doping and metallization. The
average grain size they estimated based on the number of grains in an area to be around 15 µm.
Fig. 17 shows the transfer characteristics of p-channel FLA polysilicon TFTs with a channel
width of 4 µm and a channel length of 8 µm. The polysilicon TFT demonstrates a field-effect
mobility of 138 cm2/V·s, low VT and SS of −1.3 V and 400 mV/dec. The field-effect mobility
was estimated by maximum trans-conductance gm, given by
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where W, L represent the channel width and length, Vgs, Vds are the gate and drain voltages, and
Cox denotes the gate insulator capacitance.
The TFT fabricated by FLA has a superior electrical performance; better than that typical
of transistors fabricated by ELA technique. Therefore, this method appears promising for low
cost manufacturing of LTPS TFT backplanes for high-resolution large-area displays. However
note that the transfer characteristics shown in Fig. 17 are limited to low drain bias, and only
demonstrate PMOS operation.

Fig.17 Transfer characteristic of FLA LTPS TFT with Vds=-0.1V [36]
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CHAPTER 4
Fabrication and Testing of SPC TFTs
4.1 Substrate Preparation
Hydrogenated amorphous silicon was deposited using a PECVD process on 150 mm
Corning EAGLE XG® display glass wafers with a 100 nm SiNx barrier layer and a 250 nm SiO2
buffer layer. The deposition was performed using SiH4 and H2 at 400 °C, 1 Torr pressure and 30
W RF power, with a resulting deposition rate of 2.9 Å/sec. Deposition time was adjusted to
provide film thicknesses (Xsi) of either 60 nm or 100 nm. A dehydrogenation anneal was done at
450 °C for 2 hrs at 200 mTorr.
4.2 Dopant activation
An experiment was set up to investigate the influence of the implant and anneal process
arrangement on the activation of heavily doped boron and phosphorus in SPC films. Four-point
probe sheet resistance (Rs) measurements were used as a comprehensive assessment of the
electrical properties.
Prepared samples were implanted with boron and phosphorus at 35 keV and 75 keV,
respectively, with a dose of 2×1015 cm-2 through a 100 nm screen oxide using a Varian 350D ion
implanter with a 7° tilt angle. Process variables included the option of a SPC pre-anneal (100
hours at 600 °C) prior to implantation, and variations in post-implant annealing time and
temperature. After the implant processes, samples went through annealing intervals at 600 °C
totaling 24 hours, followed by annealing intervals at 630 °C totaling 12 hours. Experimental
conditions are summarized in Table I.
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Table I. Split condition for dopant activation

Thickness (nm)

SPC

P31

B11

Activation Anneal

60
100
60
100

600 °C, 100 hr
600 °C, 100 hr
None
None

√
√
√
√

√
√
√
√

600°C & 630°C
600°C & 630°C
600°C & 630°C
600°C & 630°C

The transient activation characteristics for samples implanted with boron are shown in
Fig.18a. The activation behavior at 600 °C for SPC pre-annealed samples showed an earlier
onset of activation for 100 nm Xsi compared to 60 nm Xsi. The 630 °C annealing following the 24
hours at 600 °C did not increase the activation of boron in either sample; rather, the apparent
increase in sheet resistance supports dopant deactivation. The sample without an SPC pre-anneal
did not demonstrate activation after 24 hours at 600 °C. While the introduction of low
concentrations of boron has been reported to induce crystallization, these results suggest that the
introduction of a high boron concentration suppresses the SPC and dopant activation processes at
this temperature. After an additional 4 hours at 630 °C the electrical activity of boron matched
the pre-annealed sample.
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Fig.18 Transient activation characteristics for (a) B and (b) P implanted samples. Note that time axis for P only
covers a 12 hour period at 630 °C which followed 600 °C annealing intervals totaling 24 hours [37].

The suppression of the SPC and dopant activation processes appears to be more
pronounced in phosphorus implanted samples for both pre-annealed and non-pre-annealed
conditions as evidenced by optical characteristics and electrical sheet resistance measurements.
Visual observations of pre-annealed and non-pre-annealed samples indicated differences in recrystallization behavior; however the appearance of each sample was similar following extended
annealing at 630 °C. Only samples which were pre-annealed exhibited any measurable electrical
activity. The transient activation characteristics for samples implanted with phosphorus are
shown in Fig.18b. Only the 100 nm Xsi sample demonstrated any electrical activation over the
entire 24 hour time period at 600 °C. The 630 °C activation transient of the 60 nm Xsi film lagged
behind the 100 nm Xsi film, with both showing increased activation over time. There was no
observation of phosphorus deactivation at 630 °C during the 12 hour time period examined.
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These transient behaviors demonstrated that at high concentration, each impurity
inhibited crystallization and activation processes if samples were not pre-annealed prior to ion
implantation. Transient behaviors also showed a faster activation response on 100 nm Xsi
treatments in comparison to 60 nm Xsi treatments for both boron and phosphorus samples. Boron
treatments with pre-annealing exhibited electrical activation at 600 °C, with treatments without
pre-annealing showing similar activation levels at 630 °C. Pre-annealed phosphorus treatments
required 630 °C for effective activation.
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4.3 SPC Thin Film Transistors
4.3.1 Ring structure of TFTs
RingFETs were initially designed and utilized for TFT fabrication. The transistors consist
of many “rings”, where the gate in the middle ring surrounds the drain that leads to the formation
of isolation from source to drain, as shown in Fig.19a. This closed loop of TFT structure does not
require mesa isolation, and thus shortens the fabrication process by eliminating the mesa
lithography and etch steps.

D

G

S

(a)

(b)

Fig.19 (a) typical ringFET layout with source (S), gate (G) and drain (D); (b) Prober mark after testing

The ringFET process utilized a top-gate design with self-aligned implanted source/drain
regions. Process starts by furnace annealing the substrates with precursor layer (dehydrogenated
a-Si) on top for 12 hrs at 630 °C in N2 for the SPC process. A 100 nm PECVD SiO2 layer was
deposited as the gate dielectric followed by molybdenum gate metal sputter deposition, gate
pattern and etch processes. A self-aligned high-dose boron or phosphorus implant ( = 4x1015cm2

) was then performed to establish the respective p+ or n+ source/drain regions. A PECVD SiO2

inter-level dielectric layer was deposited, followed by annealing for dopant activation. Contact
- 34 -

patterning and etching was followed by aluminum sputter deposition, pattern and etch. Finally,
the wafers were sintered in forming gas (5% H2 in N2) for 30 min at 425 °C. The designed
ringFET structures can be directly probed without using metal jumpers, as shown in Fig.19b.
4.3.2 Electrical test results of Ring TFTs
Electrical testing was conducted on a wafer probe station using a HP4145 parameter
analyzer. Current-Voltage (I-V) characteristics for representative ringFETs are shown in Fig.20,
along with electrical parameter extraction results in Table II. The SS is evaluated by taking the
reciprocal of the maximum slope of the curves, calculated by the following equation:

(

)

Electron channel mobility values can be extracted from the maximum transconductance (gm_max)
as shown in Eq.8, and the slope of square root of IDS versus VG for linear-mode and saturationmode conditions, respectively. Due to the continuously increasing gm as a function of gate bias
(see Fig. 20b), hole channel mobility values could not be determined using this method.
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Fig.20 I-V characteristics ringFET TFTs fabricated (a) n-channel (b) p-channel
Table II. Extracted electrical parameters of ring FET

Although the subthreshold swing (SS) and threshold voltage (VT) values are relatively
high, the on-state of the n-channel TFT demonstrated a near-ideal linear-mode transfer
characteristic, and an electron channel mobility of ~ 11 cm2/V·sec in both linear and saturation
modes of operation. Similar to the n-channel devices, the p-channel TFTs also demonstrated high
SS and VT values.

However, the linear-mode transfer characteristic for PFET exhibited a

continuously increasing gm as a function of gate bias, which prevents a valid extraction of hole
channel mobility due to an artificially enhanced slope at a higher gate bias. The linear-scale
saturation-mode transfer characteristic (not shown) also showed a similar super-linear behavior.
The dependence of hole channel mobility on the gate bias, or surface potential, indicates that
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potential barriers are being overcome at higher levels of inversion. The hole channel mobility
values provided in Table II were estimated by the current drive capability at high gate bias.
4.3.3 RTA effect on electrical performance
RTA has potential benefits of improvements in nucleation uniformity and grain growth
when in combination with SPC. In our experiment, the RTA system is an AG 610A Rapid
Thermal Processor. A picture of the system is shown in Fig. 21.

Fig.21 AG 610 system in SMFL at RIT

The processing chamber has both top and bottom light banks, with 10 top lamps and 11
bottom lamps. Each W-halogen lamp is rated 1200W, for a total of 25,200W. Nitrogen flows
into the chamber via a quarter-inch inlet hole at a rate of 3 liters per minute. Emission from Whalogen lamp does not contain wavelengths less than 300nm. Figure 22 shows the optical
transmission of the glass in visible light range (400 nm ~ 800 nm) to be ~93%, and thus has
almost negligible absorption from the RTA system.
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Fig.22 Transmission of eagle XG glass

Similarly, for very thin layer of a-Si (<100 nm) precursor, there is also negligible
absorption that was confirmed by our initial experiment in which we used only 60 nm a-Si films
and did not obtain any phase transformation. Therefore, a strategy of implementing a heat
transfer medium (molybdenum) to absorb heat first and then transfer the heat to a-Si layer during
the RTA process was investigated. As illustrated in Fig.23, molybdenum absorbs the radiation
from the heat lamps, transferring heat through conduction to underlying materials.

Fig.23 Diagram of heat transfer strategy
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COMSOL simulation tool was used to simulate temperature variability in the localized
metal region. The forced convection feature of the conjugate heat transfer module in COMSOL
was utilized as the dominant heat transfer mechanism from ambient to the molybdenum. RTA
was simulated in 15 sec duration. According to the simulation results in Fig.24, the closer the
area located to the Mo region, the higher temperature that region would be. It was identified that
higher temperature during the RTA process can initialize small nucleates within short time,
potentially resulting in larger grain size at low temperature in furnace SPC following RTA.

Fig.24 Temperature gradient of SPC wafer (with Mo) from simulation

The RTA system was set up with 80% of the lamp power, 15 sec duration for each cycle and 2
min cool down between cycles. Two experiments were conducted for measuring the RTA
influence on transistor performance.
The first experiment contained two groups of wafers. Group A experienced a 5-cycle prefurnace RTA process before the standard furnace SPC (12 hours 630°C); Group B only went
through standard furnace SPC. All of the transistors fabricated utilized a top gate ringFET
structure, as mentioned in previous section. Electrical results comparison can be found in Fig.25
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along with the extracted parameters in Table III. Results of group A demonstrated some
improvement in device performance. Maximum current at high drain bias are almost three times
higher for those transistors with RTA prior to the SPC furnace anneal. This suggests a reduction
of defects in the channel region, further supported by the extracted field effect electron mobility
of 4.7 cm2/V·sec, which is 30% higher than that from group B. The reduced threshold voltage
and sub-threshold swing also signifies lower interface trap states and defects obtained in the bulk
polysilicon films with RTA.

Fig. 25 NFET Id-VG curves of Group A, B (Vds=1 V for linear and 20 V for saturation, V G from
0~40 V). The discontinuity of low drain bias curve in group B is due to measurement noise
(positive current reading) at measurements less than 10pA.
Table III. Extracted electrical parameters of Group A, B

The second experiment was an investigation of both pre- and post-furnace RTA influence
on the device performance. It is suggested that the RTA process post furnace SPC approaching
850ºC has benefits of reducing micro-twin defects that contribute to excessive trapping states in
the polysilicon thin film [24]. A top-gate traditional TFT structure was used this time, rather
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than the ringFET design. Similarly, the wafers were divided into two groups. Group A
experienced one cycle of RTA prior to the furnace anneal, and then 10 cycles of RTA after
furnace SPC. Group B only underwent standard furnace SPC. From the testing results in Fig.26,
transistors that received RTA processes demonstrated consistent behavior and good device yield.
Whether or not the devices from group A exhibit superior performance is not conclusive.
However, post-furnace RTA process shows improvements in the consistency of device
performance, which is significant for the large panel display manufacturing. It is suspected that
the one cycle pre-furnace RTA did not serve the purpose of initiating nucleation. Therefore,
increased number of pre-furnace RTA cycles may provide enough nucleates, resulting in better
polysilicon film quality. From these two experiments it can be surmised that proper pre-furnace
RTA may enlarge the film grain size by generating enough nucleates at high temperature,
whereas post-furnace RTA may reduce the defect states in polysilicon films, resulting in better
material uniformity and yielding consistent device performance.

Fig.26 Electrical comparison of NMOS TFTs processed with RTP (group A) and without RTP
(group B) in combination with furnace annealing.
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4.3.4 Process integration of top gate, bottom gate, and dual gate TFTs
Top-gate (TG) TFTs were first developed and fabricated. Four lithography steps were
required for the process sequence. Fig.27 shows the fabrication process flow for TG TFTs. The
ringFET is a type of TG TFT, which does not require mesa isolation. For this process a silicon
mesa was defined for the active region to realize a standard TFT design (see Fig. 28). Aside
from the mesa definition, the fabrication process of these two types of TG devices is the same.

Fig.27 Process flow of the top gate structure TFTs

Fig.28 Images of RingFET (left) standard top-gate TFT (right)
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Bottom-gate (BG) devices, in which gate metal lies underneath the channel and gate
dielectric, were also designed and fabricated. BG devices have certain benefits compared to TG
devices. Usually, metal gate materials (e.g. Mo) is realized by physical vapor deposition (PVD)
in which plasma is generated which may damage the underlying layers during deposition. This
plasma-induced damage inflicted on the gate dielectric of TG devices can be avoided by putting
the Mo gate electrode first. Another advantage is that any Mo over-etch during reactive-ion
etching (RIE) has no impact on the gate dielectric. A bottom gate process flow is illustrated in
Fig.29.

Fig.29 Process flow of the bottom gate structure TFTs

Starting with Corning Eagle XG display glass substrate, Mo is sputter deposited and then
patterned and etched to form the buried gate electrode. The gate dielectric and channel materials
(a-Si:H) are deposited, followed by dehydrogenation anneal for 2 hours at 450°C and solid phase
crystallization in furnace for 12 hours at 630°C. With the benefit of transparent substrate,
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photoresist is coated and a backside exposure is performed to provide a self-aligned mask for the
source/drain ion implantation, as shown at step 3 in Fig.29. An activation anneal is then
performed at 630°C for 12 hours in a furnace. The process is completed with the formation of
contact cuts, metallization and sinter. Fig.30 shows a typical BG TFT with a channel width and
length of 24 µm and 12 µm, respectively. The rectangular pink area overlying the gate electrode
is the defined channel region.

Fig.30 Images of a BG TFT with 24/12 µm (W/L)

The development of a dual-gate (DG) TFT is based on the BG TFT structure. DG TFTs,
as seen in Fig.31, appears as a sandwich structure such that top and bottom electrodes provide
dual gate control over the channel region. Top and bottom gates are connected to each other by a
contact opening through the top-gate dielectric rather than the inter-level dielectric.
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Fig.31 Schematic of dual gate structure of a TFT

Indium tin oxide (ITO), which is a transparent conductive material, is utilized as the TG
electrode. ITO has been widely used as pixel electrodes in FPD, and is an excellent choice for
DG TFT process integration. An ITO layer is sputter-deposited on top of the BG TFTs, and the
backside exposure technique used previously is used to realize a photoresist mask to define an
ITO gate (TG) that is self-aligned to the original underlying Mo gate (BG), as illustrated in
Fig.32.

Fig.32 Process flow of the DG TFTs (start from step 5 in Fig.29)
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The DG TFT fabrication started with completed BG TFTs. A 100nm oxide layer, which
served as the S/D implant screen as well as the inter-level dielectric for the BG device, now
served as the TG dielectric. Around 1600Å ITO film was sputtered using pulsed DC mode with a
1616 ns pulse width at 250 MHz. The backside exposure process was performed to establish the
TG structure. All metal regions will block the light from passing through, with field regions open
for exposure. Hence, this results in a self-aligned pattern similar to the one shown in Fig.31.
Dilute HCl was used to remove the unprotected ITO, and the wafers were sintered following
resist strip. A comparison of BG and DG structures are shown in Fig.33. The blue region
represents the ITO film which remains on top of the metal.

Fig.33 Top view of BG and DG structures (W=24/L=12 µm)

4.3.5 Electrical results comparison
Selected devices with 24 µm channel width and 12 µm channel length on all three types
of structures were tested using HP4145/HP4156 parameter analyzers. Overlay of ID-VG curves
for both n-channel and p-channel devices are shown in Fig. 34.
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(a)

(b)

Fig.34 Overlay of TG, BG & DG configured SPC TFTs showing n-channel (a) and p-channel (b) devices.
Note that the magnitude of the low and high drain bias conditions was 1V and 20V, respectively.

In comparing BG with TG devices, these structures have almost identical processes
except the gate electrode arrangement. However due to this change, device performance of BG is
significantly better than that of the TG devices. The molybdenum gate electrode for both TG and
BG devices was sputter deposited. In the TG design, the gate dielectric was exposed to this
sputter process, which may compromise the oxide/semiconductor interface. On the contrary the
BG design avoids this plasma exposure, and thus avoids the associated E-field and ion
bombardment which can result in oxide charge and interface traps. This is supported by the
large shift in threshold voltage of the BG devices.
The transfer characteristics of the DG PFET have a significant improvement over the
original BG characteristics, as shown in Fig.34 (b). Unfortunately, the NFET DG wafer did not
yield due to alignment issue causing ITO bridges between the gate and source/drain electrodes.
The extracted parameters can be found in Table IV. Note that the field effective mobility was
calculated using the maximum transconductance, following Eq. (8).
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The sub-threshold swing of TG devices was around 3.6 V/dec, which was improved to
2.5 V/dec for BG devices, and 1.8 V/dec for DG devices. This denotes a nearly double shutting
off efficiency improvement. Note that the field-effect mobility of hole carriers in DG PMOS
devices was calculated by simplifying the improvement in the electrostatics to be a factor of two.
Still, the improvement in the effective mobility was significantly higher than expected due to
electrostatics alone. Results indicate that interface charge and trap levels were suppressed
dramatically, showing a significant reduction in threshold voltage and SS. This additional
improvement is attributed to the role that the ITO top-gate and sinter process has on providing
additional monatomic hydrogen for enhanced interface trap passivation.

Table IV. Extracted parameters comparison between TG,BG,DG

* note that the calculation of the DG hole channel mobility considers a simplified 2x improvement in
electrostatic control.
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CHAPTER 5
Polysilicon Films Formed by MIC and FLA
5.1 Metal Induced Crystallization of a-Si films
5.1.1 Substrate Preparation
Hydrogenated a-Si with a thickness of 60 nm was deposited using a PECVD process
directly on 150 mm Corning EAGLE XG® display glass wafers. The a-Si deposition condition is
identical with the one used for SPC. A dehydrogenation anneal was done at 450 °C for 2 hrs.

Fig.35 Substrate preparation for MIC

5.1.2 Nickel deposition
A PE4400 sputter machine was used as the tool for Ni deposition, which is a sputterdown system with an RF power supply and a load-lock. The deposition was performed at 10
mTorr sputter pressure at 300 W RF power, with a resulting deposition rate of 28 Å/min.
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Fig.36 PE4400 sputter tool

5.1.3 Nickel induced crystallization
Two wafers were prepared for initial experiment, as shown in Table V. The initial
experiment was designed to verify Ni induced crystallization ability at a given temperature, and
also investigate lateral crystallization length for various Ni thicknesses. A shadow mask was
employed to form a pattern with many small Ni dots across the whole wafer. A 550 °C anneal in
nitrogen ambient, at which a-Si without any nickel would not result in any crystallization, was
performed for MIC.
Table V. Split table for MIC

Wafer ID Sputter Time Nickel thickness Annealing Temp Annealing Time
1
3 min
9nm
550 °C
8 hrs
2
18 min
56nm
550 °C
8 hrs
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Fig.37 Image of wafer#2 after 8 hour anneal. Ni thickness was ~ 56nm.

From the picture above, it can be seen that at 550 °C crystallization did happen around
the Ni dot and then spread out. It was estimated that ~5 mm crystallization length achieved in 8
hours annealing. Interestingly, note that edge part of the wafer has longer crystallization length.
It is because the shadow mask did not perfectly match glass wafer which left small area at the
edge part still covered by Ni. This edge nickel has only one direction to diffuse (higher flux)
therefore the lateral crystallization on the edges is more than the center dots. Also note in several
cases the larger Ni dots (i.e. lower right region) did not realize a consistent crystallization length;
the reason for this is uncertain.
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(a)

(b)
Fig.38 Comparison of wafer#2(a) and wafer#1(b)

As can be seen in Fig.38, 9 nm Ni (wafer#1) demonstrates less crystallization ability than
that of 56 nm Ni (wafer#2). This indicates that the crystallization length has some dependence on
the Ni thickness. Macroscopically, more Ni or Ni silicide existed in wafer#2. It appeared that no
Ni remained in the center of the regions for wafer#1. Figure 39 shows a microscopic view of a
dot and its nearby area, which can be divided into three distinct regions. Polysilicon lies in the
center ring which would most likely be the preferred region for TFTs. This polysilicon film was
further characterized and confirmed by micro-Raman Spectroscopy, as shown in Fig.40. A peak
value at ~520 cm-1 corresponds to crystalline phase and amorphous phase should have a peak
value at ~480 cm-1 in the Raman spectrum. MIC film clearly demonstrates a strong peak at
520 cm-1 confirming the phase transformation.

- 52 -

Fig.39 Magnified optical image of MIC region in wafer#1 (9nm Ni source)

Fig.40 Raman spectra of a-Si and MIC films

The Ni source thickness, size and shape are observed to have influence on the final
crystallization length, and therefore must be considered for MIC process integration.
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5.2 Flash Lamp Annealing of a-Si films
5.2.1 Equipment of flash lamp annealing
A PulseForge 3300 system, made by NovaCentrix Corporation, was utilized to perform
the FLA experiments. Fig.41 shows the tool, which is specifically designed to address the need
for effectively high-temperature processes on low-temperature limited substrates.

Fig.41 PulseForge 3300 in Brinkman Lab at RIT

5.2.2 Dopant activation by flash lamp annealing
A sample of crystalline silicon on glass (SiOG) was prepared to investigate solid-phase
epitaxy (SPE) and phosphorus activation using FLA, considering this substrate to be a best-case
sample. Prepared SiOG samples have a film stack of 200 nm c-Si/ 300 nm buffer oxide/ glass
substrate. A phosphorus dose of 2x1015 cm-2 was implanted into c-Si with 100 nm screen oxide.
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Table VI. Flash lamp tool setting parameters

Table VI lists four different flash lamp settings used for this experiment. Due to the
system limitations the power and pulse cannot be simultaneously increased, so to get higher
power the pulse duration has to be shortened.
Table VII. Rs value for each setting on SiOG samples

Four-point probe is used to measure sheet resistance as an evaluation of dopant activation.
Three points were measured in each sample. From the results in Table VII, the Rs value does not
follow a trend solely as a function of energy. Setting #3 resulted in the best activation among the
four settings. While the level of phosphorus activation using FLA is significantly lower than a
furnace anneal (Rs ~ 80 Ω/□), this initial result was significant in demonstrating the capability of
FLA to anneal lattice damage and activate phosphorus.
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5.2.3 Flash lamp crystallization
Absorption of a-Si has thickness dependence. For a 60 nm sample, a-Si can only absorb
40% energy at 500 nm wavelength calculated using Beer-Lambert law. Most of the light
generated by xenon lamp with wavelength in the range of 400~500 nm cannot be efficiently
absorbed by thin a-Si. Initial experiments were performed without successful crystallization of a
60 nm a-Si film by FLA. Therefore, a light-absorbing heat transfer medium was investigated as a
means to increase the a-Si temperature and promote crystallization. Graphite is an excellent
candidate for heat transfer with its advantages including: cheap and simply prepared, absorbing
light in broad range of wavelength, converting into gaseous byproduct after process. Therefore,
graphite assisted heat transfer was investigated first. The prepared sample for FLA has identical
film stack as the one used for MIC, with colloidal graphite drop cast onto the sample. Fig.42 (a)
shows the image of sample after FLA. This sample received 20 pulses at setting#3 (table VI).

(a)

(b)
Fig.42 (a) FLA sample after anneal (b) microscopic optical image of the sample

After annealing, the center of a-Si sample is more transparent than its nearby regions
indicating some amorphous to polycrystalline phase change in that region. However, blackened
residue remained on the sample, even after various cleaning procedures, as shown in Fig.42 (b).
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It is hypothesized that during FLA the surface temperature was significantly high and may have
triggered some chemical reaction between carbon and silicon, with products appearing as shown.
In addition, it was found that the polysilicon film exhibits cracking after a number of pulses. This
is attributed to thermal stress induced by a large temperature gradient from top graphite to glass
substrate .
Table VIII. FLA second experiment split table

Sample Energy (pulses) Graphite Furnace
1
2
3
4

√
√
√

1
5
25

√

Another experiment was set up afterwards in which a protective oxide layer was
introduced above a-Si to avoid surface contamination. Split conditions are shown in Table VIII.
Three samples received FLA (setting #3) with a different number of pulses. Sample 4 went
through standard furnace SPC (630 °C for 12 hours) for film characterization comparison. The
system was adjusted to deliver radiant energy of 4.65 J/cm2 in 0.25 ms pulse
Before the actual annealing, 50 nm PECVD TEOS was deposited as protective oxide
layer. Optical images of FLA samples (Fig.43) taken after oxide removal indicate that blackened
residue still adhered onto the surface of film for samples with 5 and 25 pulses, but barely
observable for the first sample with one pulse. Similarly, sample 1 did not exhibit any film
cracking which is commonly seen in sample 2, more so in sample 3. However, samples 2 and 3
seemed to have higher degree of crystallization. This was confirmed by micro-Raman
spectroscopy, as seen in Fig.44. A phase transformation occurred with the presence of strong
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peak at 520 cm-1 being observed in sample 2, 3 and 4 (furnace SPC polysilicon). Sample 1 did
not demonstrate a crystallization phase.

Fig.43 Optical microscopic images of three FLA samples (10X, 20X are magnification number)

Fig.44 Raman spectra comparison of three FLA samples with a furnace SPC sample

These experiments show that a thin layer of a-Si on glass does not absorb enough heat
from FLA system to induce phase transformation, while the use of graphite as a light absorbing
heat transfer medium was affective in promoting crystallization, supported by Raman
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spectroscopy. However, an alternative material or strategy should be pursued due to issues with
thermal stress and undesired surface chemical reactions that were not sufficiently suppressed
with a protective intermediate SiO2 layer.
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CHAPTER 6
Conclusion
This work has presented an investigation on SPC techniques used to form polysilicon by
crystallization of a-Si for TFT applications on substrates with low temperature constraints.
Experiments on furnace-annealed SPC, MIC and FLA were performed to study the
crystallization behavior and influence on material properties.

Transistors of various gate

configurations were fabricated using furnace-annealed SPC, with noted differences in device
operation attributed to electrostatics and interface passivation.
Dopant activation experiment revealed that at high concentration, both boron and
phosphorus inhibited crystallization and activation processes if samples were not pre-annealed
prior to ion implantation. Transient behavior also shows a faster activation response on 100 nm
XSi treatments in comparison to 60 nm XSi treatments for both boron and phosphorus. Boron
treatments with pre-annealing showed electrical activation at 600 °C, with treatments without
pre-annealing showing similar activation levels at 630 °C. Pre-annealed phosphorus treatments
required 630 °C for effective activation.
The incorporation of RTA with furnace annealing resulted in improvements in TFT
performance. The use of molybdenum as a heat transfer material had a demonstrated impact on
transistor operation, presumed to be due to improvement in polysilicon grain size and/or lower
intra-grain defects.

The current drive of RTP processed devices were ~ 2-3x higher with

improved consistency over non-RTP processed devices. Results suggest that the pre-furnace
RTP has a benefit in the nucleation stage, supporting fewer nucleation sites with larger size,
whereas post-furnace RTP reduces defect states and results in improved film uniformity.
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The influence of gate configuration on device performance was explored with
pronounced differences in device performance observed. TG TFTs have inferior performance
attributed to interface traps due to lack of back-channel passivation and/or plasma-induced
devices created during the gate sputter deposition process. By switching the position of gate
electrode, the BG TFT avoids ion bombardment of the surface of gate dielectric and shows
significant performance improvement. In addition, the DG TFT which implemented both top and
bottom gate control over the channel region demonstrated further improvement in both the onstate and off-state operation. It is hypothesized that improvement beyond electrostatics alone
appears to be due to the ITO top-gate and sinter process providing monatomic hydrogen for
improved interface trap passivation.
Both MIC and Xenon flash-lamp techniques were explored as alternative methods for
SPC. MIC experiments demonstrated that deposited nickel could induce crystallization at a
lower temperature and shorter time than required by furnace annealing alone. This was
confirmed by micro-Raman Spectroscopy. Experiments revealed that the crystallization length
has a dependence on the Ni source thickness and shape/size. FLA experiments were successful
in crystallizing a-Si through the use of graphite as a light-absorbing heat transfer medium, as
confirmed by optical change and Raman spectroscopy. However, a black residual material
remained affixed to the samples, even those with an intermediate oxide layer, which was
apparently a byproduct of a chemical reaction at the surface. In addition, the FLA polysilicon
films experienced cracks due to stress induced by the large temperature gradient from top to
bottom, which may be mitigated by substrate heating.
The MIC and FLA results were the first of such experiments conducted at RIT, with
significant work required for optimization and improvement.
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Additional measurement and

analysis techniques (e.g. SIMS, XRD, TEM) are also needed for better understanding of material
properties. Further experiments are also required to establish process integration strategies for
incorporation of these techniques into TFT fabrication. There is also an interest to explore a
combination of MIC and FLA processes. Experiments which utilize these techniques for TFT
fabrication will help evaluate their potential for use in backplanes for large panel displays.
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Appendix
Process Flow of Dual Gate TFTs at RIT
#
1

Step
Pre Compact Wafers

Process Details
Tool: Bruce Tube 5
Recipe: 716, 630˚C N2 anneal with long ramp down
Time: 12 hours

2

Measure Bow

Tool: Tencor P2
Recipe: 6_INCH_STRESS

3

Scribe

Tool: Diamond Tips Scribe

4

Piranha Clean

5
6

Measure Pre-Mo Stress on M4
Mo Sputter

7

Measure Mo thickness

8
9

Measure Mo stress on M4
Measure Mo Rs

10

Measure Bow

Tool: Megasonics RCA Bench
Piranha: 50:1 :: H2SO4:H2O2
H2SO4: 5250 mL
H2O2: 105 mL
Time: 10 min
Temp: 130 °C
Tool: Tencor P2
Tool: CVC 601
Target: 2 - Molybdenum
Ar Flow: 20sccm
Pressure: ~2.7mTorr
Power: 1000W
Thickness: 5000 Ǻ
Presputter: 300 sec (use shutter)
Dep. Time: 2080 seconds
Tool: Tencor P2
Recipe: Ger
Tool: Tencor P2
Tool: CDE Resmap
Recipe: 6", Rs 61 points
Tool: Tencor P2
Recipe: 6_INCH_STRESS
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11

Gate Litho ( Level 1)

12
13

Inspection
Gate Etch

14
15

Inspection
Resist Strip

16

Edge Mo Litho

18

Resist Strip

Tool: SSI - Nodispense.rcp, manual coat with HPR504
resist
Tool: GCA - Lithography
Tool: SSI - Develop.rcp
Job: FIPOS1.SIX
Pass: 1
Mask: Gate (Clear Field)
Time: ~2.8 sec
Focus: 0
Tool: Leica Microscope
Tool: Drytek Quad
Recipe: Moly
Chamber #2
Power: 150W
Pressure: 125mT
SF6: 125 sccm
Chiller temperature: 48°C
Time: Depends on thickness (can be 4:45-6:00)
Tool: Leica Microscope
Tool: Wet Bench
Solvent: PRS2000
Temp: 90°C
Time: 10 min (each bath)

Tool: SSI Track - Nodispense.rcp, manually coat HPR
504 resist
Tool: Karl Suss - Lithography
Tool: SSI - Develop, rcp
Job: Blanket Expose
Mask: Transparency which covers all but edges
Time: 60 sec
17 Wet Mo Etch to remove edge Mo Tool: Manual Bench in Wet Etch 2
Chemistry: Al etchant used for Mo etch in chemical
cabinet in Wet Etch 2
Time: Until all edge Mo removed
Tool: Wet Bench
Solvent: PRS2000
Temp: 90°C
Time: 10 min (each bath)
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19

TEOS

Tool: P5000
Thickness: 1,000Å of TEOS
Chamber: A
Recipe: Corning TEOS
Time: 8.7 sec

20

Densification Anneal (N2)

Tool: BruceTube 5
Temperature: 600˚C
Time: 2 hours
Ramp Down: Standard
Recipe: 535

21

Send to Corning for a-Si

Tool: P5000 at Corning
Thickness: 60nm a-Si

22

Dehydrogenation Anneal

Tool: Bruce Tube 5
Recipe: 537
Time: 2 hours
Temperature: 450˚C

23

Screen Oxide

24

Pre-furnace RTP

25

Furnace SPC

26

Post-furnace RTP

27

Backside Exposure Gate( Level
2)

TEOS
Tool: P5000
Thickness: 1,000Å
Chamber: A
Recipe: SMFL recipe for LS TEOS
Tool: AG610 RTP in Manual Mode
Lamps: Upper and Lower Banks set to 110 %
Time: 15 sec with lamps on
Cycles: 1 cycle
Cool Down: 2 minutes between cycles
Tool: Bruce Tube 5
Recipe: 716, 630˚C N2 anneal with long ramp down
Time: 12 hours
Tool: AG610 RTP in Manual Mode
Lamps: Upper and Lower Banks set to 110 %
Time: 15 sec with lamps on
Cycles: 10 cycles
Cool Down: 2 minutes between cycles
Tool: SSI
Tool: Karl Suss MA150
Tool: CEE Developer,
Job: Blank exposure
Time: 2:30
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28

P+ S/D Implant

Tool: Varian 350D
Dose: 4e15
Energy: 35KeV
Species: B11

29

N+ S/D Implant

Tool: Varian 350D
Dose: 4e15
Energy: 60KeV
Species: P31

30

Resist Strip

31
32

Inspection
Activation Anneal

33
34

Inspection
Measure Bow

35
36

screen oxide etch
Active Litho ( Level 3)

37

Silicon Etch

38

Resist Strip

Tool: Wet Bench
Solvent: PRS2000
Temp: 90°C
Time: 10 min (each bath)

39

Inspection

Tool: Leica Microsope

Tool: Branson Asher
Recipe: Manual Ash for glass wafers
Time: Try 16 minutes
Tool: Leica Microscope
Tool: Bruce Tube - 05
Recipe: 716
Tool: Leica Microscope
Tool: Tencor P2
Recipe: 6_INCH_STRESS
Tool: 10:1 BOE (use semi clean 10:1 BOE in wet etch)
Tool: SSI Track - Nodispense.rcp, manually coat HPR
504 resist
Tool: GCA - Lithography
Tool: SSI - Develop, rcp
Job: FIPOS2.SIX
Pass # 1
Mask: Active
Time: ~2.8 sec
Focus: 0
Tool: Drytek Quad
Recipe: EagleSi
Chamber: #1
Power: 200W
Pressure: 150mT
SF6: 40 sccm
O2: 50 sccm
Chiller temperature: 38°C
Time: Depends on thickness
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40

Screen oxide deposition

41

Densification Anneal (N2)

42

Contact Cut Litho ( Level 4)

43

Contact Cut Etch Rate Test

44

Contact Cut Etch

45
46

Inspection
Resist Strip

47

HF Dip

48

Metal Deposition

TEOS
Tool: P5000
Thickness: 1,000Å
Chamber: A
Recipe: Corning TEOS
Tool: Bruce Tube 5
Temperature: 600°C, N2
Time: 2 hours
Ramp Down: Standard ramp down
Recipe: 535
Tool: SSI - Nodispense.recipe, hand coat HPR504
resist
Tool: GCA - Lithography
Tool: SSI - Develop.rcp
Job: FIPOS2.SIX
Pass: 1
Mask: CONTACT
Time: 2.8-3.0 sec
Focus: 0
Tool: 10:1 BOE (use semi clean 10:1 BOE in Wet Etch
1)
Time: 2,000Å oxide on Mo, 1000 Å on Si
Tool: 10:1 BOE (use semi clean 10:1 BOE in wet etch
1)
Time: Calculate etch rate and etch as if there was
3,000Å of TEOS to strip
Tool: Leica Microsope
Tool: Wet Bench
Solvent: PRS2000
Temp: 90°C
Time: 10 min (each bath)
Tool: 10:1 BOE (use semi clean 10:1 BOE in Wet Etch
1)
Time: 3 dips
Tool: CHA evaporate
Target: #1 Aluminum
Thickness: 0.3 um
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49

Metal Litho ( Level 5)

Tool: SSI - Nodispense.rcp, hand coat HPR504 resist
Tool: GCA - Lithography
Tool: SSI - Develop.rcp
Job: FIPOS2.SIX
Pass: 1
Mask: METAL
Time: 2.8 sec
Focus: 0

50

Metal Etch

Tool: Wet Bench - Al Etch/Solvent
Bath: Al Etch
Temp: 40°C
Time: ~3 min

51

Resist Strip

Tool: Wet Bench - Al Etch/Solvent
Solvent: PRS2000
Temp: 90°C
Time: 10 min (each bath)

52
53

Inspection
ITO sputter

Tool: Leica Microsope
Tool: CVC 601
Target: 4
Ar Flow: 40sccm
Pressure: ~5mTorr
Power: 180W
Thickness: 1600 Ǻ
Presputter: 600 sec (use shutter)
Dep. Time: 3000 seconds

54

Backside Exposure Gate( Level
6)

55

ITO etch

56

Resist Strip

57

Sinter

Tool: Bruce Tube - 02
Recipe: 46
425C H2/N2 30min

58

TEST

Electrical Test

Tool: SSI
Tool: Karl Suss MA150
Tool: CEE Developer,
Job: blank
Time: 2:30
Tool: Dilute HF
4:1 ratio DI wafer vs 37% HCl
Tool: Wet Bench - Al Etch/Solvent
Solvent: PRS2000
Temp: 90°C
Time: 10 min (each bath)
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